*****Last Ten Active Topic***


Amie TV question paper
1FATP8UH3K5159596 Ford Mustang 2019 Blue 2.3L
1FATP8UH3K5159596 Ford Mustang 2019 Blue 2.3L
previous year Question Paper OF COMPUTER NETWORKS WINTER 10
e-book of material science and engineering by kakani
Project Report
Free Download AMIE Section A study notes on AD 304
AMIE Section A Video tutorial on FDM AD-301
EXAM FOR SECTION A
C AND C++ PROGRAMMING TUTORIAL GUIDE

 

 

 

 

 

Registration Running on Online Classes for AMIE Summer 2018 Click Here to Register

Cache memory

free download of Section A design and manufaturing old question papers

Cache memory

Postby champcsm » Fri Jun 17, 2016 4:23 pm

Cache memory levels explained
Cache memory is fast and expensive. Traditionally, it is categorized as "levels" that describe its closeness and accessibility to the microprocessor:

Level 1 (L1) cache is extremely fast but relatively small, and is usually embedded in the processor chip (CPU).
Level 2 (L2) cache is often more capacious than L1; it may be located on the CPU or on a separate chip or coprocessor with a high-speed alternative system bus interconnecting the cache to the CPU, so as not to be slowed by traffic on the main system bus.
Level 3 (L3) cache is typically specialized memory that works to improve the performance of L1 and L2. It can be significantly slower than L1 or L2, but is usually double the speed of RAM. In the case of multicore processors, each core may have its own dedicated L1 and L2 cache, but share a common L3 cache. When an instruction is referenced in the L3 cache, it is typically elevated to a higher tier cache.
champcsm
 
Posts: 19
Joined: Fri Jun 17, 2016 3:58 pm

Return to Fundamental of Design and Manufacturing (AD 301))

Who is online

Registered users: Bing [Bot]